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ABSTRACT
The forthcoming Extremely Large Telescopes (ELTs) all require adaptive optics systems for
their successful operation. The real-time control for these systems becomes computationally
challenging, in part limited by the memory bandwidths required for wavefront reconstruction.
We investigate new POWER8 processor technologies applied to the problem of real-time
control for adaptive optics. These processors have a large memory bandwidth, and we show that
they are suitable for operation of first-light ELT instrumentation, and propose some potential
real-time control system designs. A central processing unit (CPU)-based real-time control
system significantly reduces complexity, improves maintainability, and leads to increased
longevity for the real-time control system.
Key words: instrumentation: adaptive optics – instrumentation: miscellaneous – methods:
numerical.
1 IN T RO D U C T I O N
The forthcoming Extremely Large Telescopes (ELTs; Johns 2008;
Nelson & Sanders 2008; Spyromilio et al. 2008) will all rely on
adaptive optics (AO) systems (Babcock 1953) for their successful
operation, allowing the degrading effects of atmospheric turbulence
to be greatly reduced. An AO system actively measures wavefront
perturbations introduced by the Earth’s atmosphere, and attempts to
mitigate these in real-time (on millisecond time-scales) using one or
more deformable mirrors (DMs). This is a computationally demand-
ing task, and requires a dedicated real-time control system (RTCS).
Computational requirements scale with the forth power of telescope
diameter when considering traditional RTCS algorithms: for a given
level of AO correction, the DM pitch must remain constant, and so
the number of subapertures across the telescope pupil scales with
telescope diameter, d. The total number of subapertures and actu-
ators therefore each scale as O(d2), and therefore the number of
operations required for wavefront reconstruction (a matrix–vector
multiplication) scales as O(d4). Due to this rapid scaling of com-
putational complexity, careful design considerations must be made
when designing real-time control systems for the ELTs.
These RTCSs must be designed with long lifetimes, since the
AO instruments on these telescopes are expected to be operational
for at least thirty years (Vernet et al. 2012). Therefore maintenance,
of both software and hardware is key to success. An RTCS design
which is hardware ambiguous, i.e. does not require a particular
hardware set to operate, is clearly advantageous. Previous system
designs have frequently relied on specific hardware, typically dig-
 E-mail: a.g.basden@durham.ac.uk
ital signal processors (DSPs) and field programmable gate arrays
(FPGAs; for example the ESO SPARTA system, Fedrigo et al.
2006), which, due to long periods spent in design, are often close to
obsolescence even during commissioning, with availability of spare
parts becoming problematic, and specific programming knowledge
required. Hardware failure of these systems then poses the risk
that an entire new system will require designing, with the original
software not being portable to new hardware.
In recent years, there has been much success with hardware ag-
nostic AO RTCSs which operate on conventional PC hardware, in-
cluding the Durham AO real-time controller (DARC; Basden et al.
2010; Basden & Myers 2012), which is a generic system, used by the
CANARY AO on-sky demonstrator instrument (Myers et al. 2008),
and the real-time control system for the Gemini South telescope
GeMS AO system (Rigaut et al. 2012). In theory, such systems
simply require a recompilation of the source code to be ported to
other (similar) hardware platforms, and are easy to move on to
upgraded hardware. In practice, the advent of binary driver code,
e.g. for wavefront sensors (WFSs) and DMs, means that porting is
not always possible. Although porting to new hardware is typically
limited to other PC-like systems that have an operating system run-
ning on a central processing unit (CPU), this is not always the case.
In particular, DARC system has a modular design which allows
parts of the real-time pipeline to be placed in alternative hardware,
including for example:
(i) pixel processing and slope calculation in FPGA using a cus-
tomized version of the SPARTA system (Fedrigo et al. 2006)
(ii) wavefront reconstruction using graphics processing units
(GPUs; Basden et al. 2010)
(iii) a full GPU pipeline, from raw WFS images to DM demands.
C© 2015 The Author
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However, this system still requires a CPU based core to oversee
control of the hardware accelerators.
For ELT-scale AO systems, the largest computational require-
ments come from wavefront reconstruction algorithms, which typ-
ically use a matrix–vector multiplication (MVM) to obtain DM
surface shape from WFS slope measurements. On conventional PC
hardware, this algorithm is memory-bound, rather than compute-
bound, and so for low latency operation, systems with large memory
bandwidth are required. For this reason, accelerator cards (such as
GPUs) are considered in designs for ELT-scale RTCSs to provide
the necessary memory bandwidths for these algorithms. However,
this in itself raises new problems in moving data into and out of the
accelerator for processing, which adds time and hence latency to
the RTCS pipeline. Designs that minimize this latency are key.
1.1 The POWER8 processor
The specification and road-map of the IBM POWER8 processor
(Sinharoy et al. 2015) seems promising for AO RTCSs, with two
key relevant features: A memory bandwidth approaching that of
GPUs (up to 230 GB/s), and support for a novel interconnect tech-
nology (NVLink; Foley 2014) due for release in 2017 that will
provide an order of magnitude increase in data bandwidth between
processor and GPU. Additionally, the OpenPower foundation has
the potential for providing novel hardware acceleration architec-
tures tightly coupled with POWER8 processors via the Coherent
Accelerator Processor Interface (CAPI; Stuecheli et al. 2015), in-
cluding a currently available offering from the company Nallatech.
The memory bandwidth of these processors is significantly larger
than other available CPUs, hence the interest for AO real-time con-
trol, and a concise overview of the memory subsystems is given by
Starke et al. (2015).
Here, we provide details of initial performance testing of the
DARC RTCS on a POWER8 system.
In Section 2, we discuss the system configuration, RTCS installa-
tion process and the tests that we perform. In Section 3, we present
our findings, and we conclude in Section 4.
2 T H E DA R C R E A L - T I M E C O N T RO L L E R O N A
POWER 8 SYSTEM
Most of the results that we will present here are performed on
a low-end Tyan OpenPower Customer Reference system, model
GN70-BP010, hosted at Durham. This system has a single four-
core POWER8 processor clocked at 3 GHz. Each core has eight-
way symmetric multithreading, providing a total of 32 hardware
threads. The system has 16 GB DDR3 (1.6 GHz) RAM, controlled
by a single Centaur memory controller. The total theoretical memory
bandwidth for this system is 28.8 GB s−1 between CPU and main
memory (19.2 GB s−1 read, 9.6 GB s−1 write).
We have also had limited cloud access to a more powerful S824
POWER8 system with two 12-core processors (to which our ma-
chine instance had access to 22 cores), each eight-way threaded,
providing a total of 176 hardware threads. Half of the memory
banks of this machine are populated, and thus a total memory band-
width of about 59 GB s−1 for read operations, and 29.5 GB s−1
for write operations is available. The operating system of this ma-
chine was run behind a hypervisor. Both of these systems run the
Ubuntu operating system (14.10). Results presented here are from
our low-end system unless stated otherwise.
2.1 Real-time control system installation
We use the publicly available DARC AO RTCS system, with source
code downloaded from the sourceforge hosting site. Installation on a
POWER8 system was trivial: we simply had to remove three unsup-
ported compiler options from the Makefile (-msse2 -mfpmath=sse
-march=native) and then compile and install in the usual way. All
of the required library dependences were available from the Ubuntu
repositories, and downloaded automatically as part of the DARC
installation process. We did not attempt to optimize DARC using
compiler flags specific to the POWER8 processor, and we used the
freely available gcc compiler, for which source code is available
(important for lifetime considerations).
We investigated the use of GigE Vision cameras for WFSs, us-
ing the open-source Aravis library, with modifications specifically
to allow access to the camera pixel stream, rather than full-frame
access (to reduce RTCS latency). Because this library is entirely
open-source, and does not require any hardware drivers, there were
no issues with binary drivers. This library provides access to a num-
ber of WFSs that have been used on-sky with the CANARY AO
system, including an Imperx Bobcat camera, an Emergent Vision
Technologies HS2000 10 GBit camera and a First-Light OCAM2S
camera. During operation, as soon as sufficient pixels have arrived
at the computer to complete a given subaperture, this subaperture is
processed by a thread (calibration, slope calculation and partial re-
construction). The thread then returns to compute the next available
subaperture, in a round-robin fashion. Once all subapertures for a
given frame have been processed, each thread will have a partial
DM vector, and these are then combined in a reduction step to yield
the final DM command.
To further demonstrate the proof of concept of a complete AO
system, we selected an Alpao 241 actuator DM with an Ethernet
interface. It was necessary to develop our own library interface for
this DM since source code for the Software Developers Kit was
not available, and the binary libraries were for X86 architectures.
However, control of this DM involves sending a User Datagram
Protocol packet, and so was trivial to implement. A closed-loop AO
system driven by a POWER8 server is therefore feasible using an
existing RTCS.
2.2 Testing real-time performance
We investigate the performance of DARC on POWER8 by config-
uring the system as would be used in a number of different AO
cases. These are
(i) a 40 × 40 subaperture single conjugate AO (SCAO) system,
(ii) a 80 × 80 subaperture SCAO system,
(iii) a 80 × 80 subaperture system with increased actuator counts.
For each of these cases, we investigate performance for different
sized subapertures, i.e. different numbers of pixels per subaperture.
The third case can be viewed as a single WFS of the proposed Eu-
ropean Extremely Large Telescope (E-ELT) multi-conjugate adap-
tive optics (MCAO) instrument (Foppiani et al. 2010) with compu-
tation of a full set of partial DM demands. A full MCAO real-time
control system could then be comprised of one compute node per
WFS, with combination of partial DM demands being computed as
a (low operation count) final processing step to give the demands to
be sent to the DMs. We discuss this further in Section 3.4.
Our tests presented here do not include a physical WFS cam-
era or DM, since we do not have suitable equipment available
(specifically, cameras with sufficient pixels and frame rates, and
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a DM with enough actuators). Rather, we concentrate on the core
computational pipeline. Our previous experience has shown that
introducing a physical camera to a system has little impact on over-
all performance (maximum achievable frame rate), provided the
camera itself is capable of reaching these frame rates. Because the
DARC RTCS can process pixels as they arrive at the computer, then
once the last pixel for a given frame arrives, most of the computation
has typically already completed. The RTCS is used without frame
pipe-lining here, i.e. there are never two frames being processed at
once, so that the frame rate represents the computation time of a
given frame. We note that with a real camera, expected readout time
and data transfer time will depend very much on camera model,
and in astronomical AO the readout time is often the limiting factor
in achievable frame rate (likely to be the case for the forthcoming
ELTs), and for true latency considerations, this should be taken into
account. For example, for a camera with a maximum frame rate of
500 Hz, the readout time (and exposure time) will be 2 ms. Assum-
ing that data is transferred as it is read out (rather than buffered),
this means there will be a delay of 4 ms from start of exposure to
last pixel arriving at the computer (by which time, most of the com-
putation will have completed). However, an investigation of camera
latency is beyond the scope of this paper.
Of key importance in the approach that we take is that we are
using a fully configured AO RTCS, which has been proven on-
sky. When benchmarking hardware performance, it can be tempt-
ing to write simple benchmarking code which investigates the key
algorithms under consideration, i.e. image calibration (vector oper-
ations), slope computation (vector and reduction operations), and
wavefront reconstruction (MVM). However, this leads to optimistic
performance estimates, since the benchmark is grossly simplified
and bears little resemblance to actual code that would be usable
on-sky at a telescope.
2.2.1 The performance metric
We define the performance of the RTCS by measuring the time
taken to perform the computation for each AO system frame. In the
default DARC configuration, which we use here, the computation
of each frame must be completed before the next frame is started.
This therefore means that the inverse of the frame computation time
gives the maximum achievable frame rate for the AO system. This
behaviour is critical for optimizing AO system latency on a given
hardware set.
The DARC RTCS uses a horizontal processing strategy (Basden
et al. 2010) with each thread operating on WFS data from start to
finish, rather than having different threads performing individual
tasks (e.g. a set of threads for image calibration, a set for slope
computation, and a set for wavefront reconstruction). This strat-
egy allows automatic load balancing by the operating system, and
simplifies performance optimization: the main parameter to be op-
timized is the number of processing threads, rather than balancing
the number of threads per algorithm which can become a complex
optimization problem. Of further consideration is the number of
subapertures that each thread should process at once, influencing
the order of memory operations and the size of the partial MVMs. If
this is too small, then many inefficient small MVM operations will
reduce the performance, while if too large, a small number of large
MVM operations will lead to a saturation of memory bandwidth,
resulting in threads being work-starved.
Table 1. The STREAM benchmark results for the POWER8
systems under investigation here (total memory bandwidth
achieved). For the four-core machine, best performance was
using three threads, while 48 threads were used for the 22-core
machine. The read-only line is an additional function that we
added to test read memory access only (i.e. no memory writes
are performed), and is achieved using four threads.
STREAM function GB s−1 GB s−1
(4-core machine) (22-core machine)
Copy 15.5 46.0
Scale 15.1 45.5
Add 16.3 41.0
Triad 16.4 46.1
Read-only triad 17.4
2.3 Tests of memory bandwidth
To directly test the memory bandwidth available, we use the
STREAM benchmark (McCalpin 1995), which performs a num-
ber of different memory read and write operations. Results are
given in Table 1, and show that for our low-end (four-core) server,
over 85 per cent of theoretical memory bandwidth can be reached,
while achieving nearly 80 per cent on the higher end machine. There
are several things to note here: we did not optimize the STREAM
benchmark on the higher end machine due to limited access, and so
actual performance is expected to be slightly higher. The STREAM
results include memory read and write access, which will lead to
lower than expected results for some of these tests since the avail-
able bandwidth on POWER8 systems is asymmetric (i.e. the read
bandwidth is twice the write bandwidth). A non-standard read-only
version of Triad shows slightly higher memory bandwidth utiliza-
tion, reaching 90.9 per cent of the theoretical maximum.
3 RT C S PE R F O R M A N C E O N P OW E R 8
We now consider the achievable performance on the POWER8
systems under investigation, and consider the application for future
RTCS designs. For each case, we investigate changing the number
of threads used by DARC, and the processing block size used, i.e.
the number of subapertures processed together as a block.
3.1 An 8 m XAO system
We investigate the case of a eXtreme AO (XAO) system on an
8 m telescope with 20 cm subapertures (40 × 40), and results
are shown in Fig. 1. Here, it can be seen that with the low-end
system a maximum frame rate of nearly 2 kHz is achieved. In this
case, the control matrix size is 1304 × 2480, requiring a memory
bandwidth of 23.4 GB s−1 to read this from main memory every
RTCS iteration at this frame rate. This is larger than the available
memory bandwidth (19.2 GB s−1) and therefore, the control matrix
(12 MB) is being stored in the large L3 cache (32 MB).
RTCS processing tasks are divided among a selected number of
threads, and we see that using 31 threads provides best performance.
The processor has four cores, each with eight-way simultaneous
multithreading capability (i.e. 32 virtual cores). Of particular note is
the linearity of these curves between eight threads and the peak: the
RTCS pipeline is seen to be highly parallelizable with performance
scaling almost directly with the number of cores available.
We also consider the case when this system has a larger number
of actuators to control, e.g. for a woofer-tweeter system. This is of
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Figure 1. Achievable RTCS frame rate as a function of number of process-
ing threads used. The individual lines represent the number of times (given
by the legend) threads are reused each frame (affecting the number of partial
matrix–vector products that are implemented).
Figure 2. Maximum achievable RTCS frame rate as a function of number
of actuators controlled for a 40 × 40 subaperture system. Inset is shown
the corresponding memory bandwidth required by the MVM to achieve this
frame rate.
particular interest, because it will allow us to measure maximum
RTCS performance as the control matrix size approaches, and ex-
ceeds, that of the L3 cache. Fig. 2 shows these results (with the
optimum number of processing threads selected), which shows an
expected degradation of achievable AO frame rate as the problem
size increases. Once the control matrix size approaches about 48 MB
(equal to the size of the L3 and L4 cache combined), then perfor-
mance is clearly degraded, with memory bandwidth between the
processor and main memory becoming the limiting factor. Perfor-
mance levels off utilizing about 90 per cent of the available memory
bandwidth for large control matrix sizes, in agreement with the
STREAM benchmark.
3.2 A single ELT WFS
We investigate the case of an E-ELT SCAO system, with a single
WFS with 80 × 80 subapertures (with 6 × 6 pixels per subaperture),
and a control matrix of size 5160 × 9824 (193 MB). In this case, the
Figure 3. Maximum AO frame-rate as a function of number of pixels per
subaperture (with 80 × 80 square subapertures).
maximum frame rate is 100.2 Hz on our low-end system, requiring a
memory bandwidth of 18.9 GB s−1 to read the matrix from memory
each iteration (it is too large to fit in cache), in addition to reading
calibration image and other memory operations. This is very close to
the theoretical maximum memory bandwidth, and so we conclude
that the POWER8 architecture is optimized and pipelined in such a
way as to achieve peak performance for mixed processing tasks.
The higher end system provides a maximum frame rate of 150 Hz,
requiring a memory bandwidth of 28.8 GB s−1 (with a slightly
larger control matrix with 10 000 actuators). It should be noted that
because of the way the RTCS is currently implemented, a single
copy of the control matrix is accessed, and therefore will be stored
in the memory attached to one processor. Threads executing on
the second processor must therefore access this matrix via the first
processor, therefore limiting the available memory bandwidth for
control matrix access to that of one processor, i.e. 29.5 GB s−1 in
this case. This is clearly a limiting factor for the RTCS, in part due to
the non-uniform memory access architecture of the multiprocessor
computer hardware, one which is now on the list of improvements
to be made to the DARC system. We note here that we are achieving
an effective memory bandwidth very close to the theoretical limit
available to the system.
For reference a top-end Intel X86 processor (E5-2699-v3) has 18
cores and a 45 MB level-3 cache, with 68 GB s−1 access to main
system memory, costing around 5000.
We also investigate the effect of number of pixels on AO real-
time performance, with Fig. 3 showing maximum AO frame rate on
our low-end POWER8 hardware as a function of number of pixels
per subaperture. Increasing the number of pixels per subaperture
reduces maximum frame rate, suggesting that as subapertures get
larger, the MVM is no longer the sole rate limiting factor. Although
the memory bandwidth required to read an image, background map
and flat-field information at the AO frame rate is small (compared
to that required for the control matrix), at only 1.5 GB s−1 for the
largest subapertures used here, the larger images will have a larger
impact on cache operations, meaning that less of the control ma-
trix is available in cache for when required, leading to additional
memory reads, and reduced AO frame rates. Additionally, a larger
number of floating point operations are required for pixel process-
ing, meaning that the MVM time is no longer so dominant.
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1698 A. G. Basden et al.
Figure 4. A figure showing how maximum achievable AO frame-rate is
dependent on the number of processing threads used. The individual lines
represent the number of times (given by the legend) threads are reused each
frame.
3.2.1 Thread counts
We investigate how the number of processing threads affects the
achievable AO frame rate. Fig. 4 shows that using close to, but less
than, the number of hardware threads (32) provides best perfor-
mance. Of particular note here is that (in comparison with Fig. 1)
performance no longer scales directly with the number of processing
cores. This is because this larger problem size is memory bandwidth
limited, rather than compute limited.
3.2.2 Amdahl’s law
Amdahl’s law (Amdahl 1967) states that the performance gain in
a system through parallelization (or other) techniques is limited by
the fraction of time spent within the parts of the system benefiting
from those improvements.
In the case of a high-order AO RTCS, the limiting performance
factor is memory bandwidth, required for wavefront reconstruc-
tion. Increasing available memory bandwidth will only continue to
significantly improve performance while other parts of the compu-
tational pipeline (namely image calibration and slope calculation)
do not begin to dominate the computation time. Therefore, to be
able to make scaled performance predictions, we need to be able to
determine the time taken for these operations which are compute
limited rather than memory bandwidth limited.
We therefore investigate performance with and without wavefront
reconstruction. For the case without wavefront reconstruction, we
are interested in how well the POWER8 system can process pixel
information and produce wavefront slopes, and assume that the
reconstruction could be performed elsewhere (i.e. in a GPU, using
NVLink), though of course this may introduce additional latency.
Fig. 5 shows maximum achievable frame rates for the AO RTCS
processing pipeline when the large MVM for wavefront recon-
struction is removed, and thus places an approximate limit on
achievable performance for these processors when unlimited mem-
ory bandwidth is available. Therefore, we can see that when us-
ing a POWER8 system with greater memory bandwidth (up to
256 GB s−1 read bandwidth for a dual-processor server), frame
rates of nearly 1.3 kHz should be available for this system, limited
by the memory bandwidth for wavefront reconstruction, since we
Figure 5. A figure showing achievable AO RTCS frame rates as a func-
tion of thread count on the low-end POWER8 system when wavefront
reconstruction is not performed, for an ELT-scale SCAO system (80 × 80
subapertures).
Figure 6. Maximum AO frame rate as a function of number of actuators
controlled with 80 × 80 subapertures. Inset is shown the memory bandwidth
required reach this frame rate for a given matrix size.
know that other aspects of the real-time pipeline can be performed
faster than this (1.6 kHz on our low-end system, and faster on a high
end 24-core server).
3.3 A multiple mirror ELT SCAO system
To investigate the performance of this ELT-scale SCAO system fur-
ther, we consider the case of multiple mirror SCAO systems, i.e. with
an increased number of actuators. This increases the control matrix
size, and thus allows us to investigate performance limiting factors
for different AO system configurations. We also investigate perfor-
mance with different subaperture sizes (pixels per subaperture), so
that we can separate compute intensive and memory intensive tasks.
Fig. 6 shows maximum AO frame rate on our low-end POWER8
hardware as a function of control matrix size.
The maximum achievable frame rate is reduced proportionally to
the control matrix size, again limited by memory bandwidth, though
we see that for larger matrices, the memory bandwidth achieved is
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slightly reduced. We believe that this is due to less of the larger
matrix being cached, i.e. when there is a larger matrix to read,
cache prediction is not so good. However, the system is still able to
achieve nearly 90 per cent of theoretical memory bandwidth during
the AO system loop.
3.3.1 Operation at necessary frame rates
The maximum frame rates reported so far have not been sufficient
for an on-sky ELT AO system. However, we have only been able
to perform benchmarking on a low-end system. Due to the high
utilization of available memory bandwidth (close to 100 per cent),
we can make predictions as to maximum achievable frame rates for
currently available higher end systems. A POWER8 S824 system
contains two processors, each with up to 128 GB s−1 memory
bandwidth for read operations, a combined factor of 13.3 times
greater than our system. If memory bandwidth is the limiting factor,
we could expect an AO frame rate of greater than 1.2 kHz for an
ELT-scale SCAO system using an S824 system. It is likely that other
parts of the computational pipeline would start to limit performance
so that this frame rate would not be achieved. In Section 3.2.2,
we have investigated performance on our low-end system with the
MVM removed, to demonstrate that pixel processing and slope
computation at higher frame rates is achievable. Therefore, with
sufficient memory bandwidth, ELT frame rates are easily available
on an existing POWER8 server.
3.4 An ELT MCAO system
We have considered the performance case for an ELT-scale SCAO
system, and we now use this information to consider MCAO system
design. The E-ELT MCAO instrument, MAORY (Foppiani et al.
2010), is likely to have 4–6 laser guide stars (LGSs) and up to three
natural guide star (NGS) low-order WFSs, with a total of two or
three DMs (including the telescope M4 DM), operating up to 10 000
actuators with a 500 Hz frame rate.
Processing of WFS images to yield wavefront gradients is inde-
pendent, i.e. slopes obtained by processing one WFS do not depend
on the processing of other WFSs. Similarly, when using conven-
tional MVM wavefront reconstruction methods (we discuss other
methods in Section 3.7, the slopes from each WFS can be used inde-
pendently of other WFSs to compute a partial set of DM commands.
The partial DM commands from each WFS can then be summed,
yielding the final DM demands to be applied to the mirror, in a low
count vector addition operation.
We therefore now consider a MCAO control solution which has a
separate POWER8 server for each LGS WFS (directly connected),
and an additional POWER8 server for the three NGS, with partial
DM demands being sent to one server for summation to yield the
final DM demands, as shown in Fig. 7. We note that since the NGS
are likely to be of lower order (resulting in a smaller MVM), it
would be possible to process all NGS in a single server, reducing
cost and complexity. This server is then also used to collate the
partial DM demands, which will arrive over more than one 10 G
Ethernet link to reduce latency.
With this control solution, each server therefore has to process
a single WFS, and between 8000–10 000 actuators, and so we
can directly estimate expected performance using Fig. 3, which by
scaling to the memory bandwidth available in a S824 system, will
yield frame rates above 500 Hz, the MAORY design goal. Further
processor improvements over the next few years (for example the
Figure 7. A schematic design showing components for a ELT MCAO
real-time control system, and the links between them. WFSs are connected
individually to a POWER8 server, which computes partial DM demands.
These are then summed before being sent to the DM.
POWER9 processor in 2017) will improve performance further, and
be available within the time frame of MAORY system development.
3.5 An ELT MOAO system
We now consider requirements for an ELT-scale multi-object AO
(MOAO) system. The E-ELT MOAO instrument is likely to be
MOSAIC (Hammer et al. 2014), and will use six LGS and up to
five NGS. Up to 20 MOAO channels are proposed, each with a DM,
in addition to the main telescope M4 DM.
Fig. 8 shows a possible schematic design for the MOAO real-
time control system. In summary, 21 servers are required, one for
each DM, including the M4 mirror. Each server receives images
from three or four WFSs and processes these to provide wavefront
slope information. These wavefront slopes are then shared with
two other servers, which in return also share the wavefront slope
information computed from their WFSs. Therefore, each server will
have access to the 11 WFS slope vectors. Each server then performs
a tomographic wavefront reconstruction, projected along a given
line of sight, and sends the DM demands to the relevant DM.
With this design, each server is responsible for processing four
WFS images, and performing a MVM with a matrix size of about
100 000 × 5000. At the desired frame rate of 250 Hz, this repre-
sents a required memory bandwidth of about 470 GB s−1, which is
achievable using a four-socket POWER8 server (e.g. the S850 sys-
tem, which has a read memory bandwidth of 512 GB s−1), though is
above that obtainable in a single dual socket server. It is likely that
within the next decade (the time-frame for ELT MOAO instrument
Figure 8. A schematic design showing components for a ELT MOAO real-
time control system, and the links between them. Four WFSs are connected
to a server, which computes slope measurements, and shares these with two
other servers. Each server then has access to all WFS slope measurements,
and computes DM demands for a single DM.
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development), significant improvements in memory bandwidth will
be realized, enabling this performance goal to be met with even
greater overhead, reducing latency. Additionally, the inclusion of
one or two GPUs to the system (taking advantage of the forthcom-
ing high performance NVLINK interconnect; Foley 2014) specif-
ically to perform MVM would further reduce latency. We discuss
this further in Section 3.7.
It should be noted that with this design, the wavefront reconstruc-
tion for each DM is independent, allowing different algorithms to
be trialled with performance comparisons made while the system
is in operation. This capability will be key to maximizing MOAO
performance.
3.6 Variation in latency
The variation of AO system latency, or jitter, is a key parameter
when developing a real-time control system. If this jitter is large,
then there will be frequent delays in the AO processing pipeline,
leading to reduced AO performance. This is particularly critical
for higher order AO systems. Fig. 9 shows the variation in latency
measured over 100 0000 frames on the POWER8 server for both
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Figure 9. (a) A histogram of frame computation times for an 80 × 80
SCAO system. (b) A histogram of frame computation times for a 40 × 40
SCAO system.
the 40 × 40 and 80 × 80 subaperture systems. For the higher order
case, the variation in latency follows a Gaussian distribution, with
a FWHM of 1.4 ms, 5 per cent of the mean frame time. No frames
take more than twice the mean frame time, and 99 per cent of frames
take less than 8 per cent longer than the mean time.
For the low-order case, the variation in latency is no longer Gaus-
sian, showing an extended tail, and additional features that may be
related to the granularity of the timer. The rms jitter is 62µs. Here,
less than 0.01 per cent of frames take longer than twice the mean
frame time to complete, and 99 per cent of frames take less than
38 per cent longer than the mean frame time to complete.
We are currently using a stock Ubuntu kernel (3.16.0-23). The
use of a real-time kernel would further improve this jitter, though
we do not investigate here as this is not yet available.
3.7 Further considerations
We have so far only considered the basic AO RTCS pipeline opera-
tions, including wavefront reconstruction using a MVM algorithm,
image calibration and slope computation. However, for an ELT,
this is unlikely to be sufficient, as further algorithms will be nec-
essary, for example the linear-quadratic-Gaussian (LQG) control
as demonstrated by CANARY, for vibration mitigation (Sivo et al.
2013), which involves several MVM operations.
Current implementations of LQG demonstrated on-sky have re-
quired significantly more computational power and memory band-
width than a conventional MVM algorithm, and so the hardware
that we are investigating here may not be sufficient for these algo-
rithms. There are two alternatives: LQG is an active area of research,
and efficient implementations are being developed (Gray & Le
Roux 2012). Alternatively, hardware acceleration techniques can be
considered.
A requirement for additional hardware acceleration will benefit
significantly from the proposed high-speed NVLINK and CAPI
interconnects under development for future POWER8 processors
and hardware accelerators. Specific hardware, for example GPUs
or FPGAs, can be used to provide acceleration of given algorithms,
in this case, the wavefront reconstruction problem. A high-speed,
low latency link is key to enabling this, as it will maintain low
system latency: improved algorithmic behaviour will only improve
AO system performance if the algorithms do not lead to significant
increases in AO system latency. A key feature of the CAPI interface
is that it enables abstracted code to be developed with accelerators
sharing the same memory address space as the CPU, allowing code
to be developed independently of the physical hardware acceleration
used.
A high bandwidth, low latency accelerator interconnect is also
essential for future designs of ELT-scale XAO real-time systems.
For these systems, low latency is critical.
3.7.1 Future-proofing AO real-time control
We have demonstrated that an existing AO RTCS can be ported to
an alternative processor technology with very little effort, and that
this technology has the potential to enable AO real-time control for
first-light ELT AO instruments without the requirement for addi-
tional hardware acceleration. This greatly simplifies RTCS design,
and provides greater confidence that the RTCS software will be
able to operate for the foreseeable future, independent of underly-
ing hardware changes (provided a C compiler exists). No propri-
etary libraries are necessary, and full source code for this system is
available.
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Of key importance here is that an ELT-scale AO real-time con-
trol system can be developed in the widely used C programming
language, and does not require any custom hardware, or any niche
untransferable skills. Transferability of this system to other pro-
cessor types give a significant degree of confidence that a system
developed in this way will remain operable, configurable, upgrad-
able and hardware independent for the foreseeable future. This is
a key advantage for telescopes with expected operational lifetimes
approaching a century.
4 C O N C L U S I O N
We have investigated the use of a freely available, open source,
AO RTCS on new POWER8 hardware. We find that installation
on this hardware was trivial, demonstrated the use of WFSs and a
DM, and find that computational performance is in line with ex-
pectations, with ELT-scale AO RTCS performance being limited by
available memory bandwidth, of which our RTCS typically reaches
above 90 per cent of the theoretical maximum. The large potential
memory bandwidth of the POWER8 CPU, along with forthcoming
innovations enabling high bandwidth communication between the
CPU and other hardware (including GPUs, with NVLink), means
that POWER8 systems are a prime contender for use with ELT-scale
AO RTCSs, and that using conventional computer server technol-
ogy is highly attractive to maintain longevity, upgradability and
comprehension of these systems.
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